## Project SUPERAID7: Stability Under Process Variability for Advanced Interconnects and Devices Beyond 7nm node

Juergen Lorenz Fraunhofer IISB, Erlangen, Germany



PATMOS/VARI 2016 - PATMOS Session on European Projects



## OUTLINE

- Introduction
- Consortium and project data
- Project structure
- Methodology used
- Topography Simulation for Advanced 3D Devices
- Interconnect Variability Simulation
- Some further glimpse on first results
- Conclusion



## Introduction: Objectives of the SUPERAID7 Project

- Full project name "Stability Under Process Variability for Advanced Interconnects and Devices Beyond 7nm node"
- Development of a software system for the simulation of the impact of systematical and statistical process variations for advanced extended CMOS devices and interconnects
- Build on the results from preceding FP7 project SUPERTHEME
- Close interaction with leading European technology development projects (esp. KET Pilot Lines) via partner CEA/Leti and some members of the SUPERAID7 Industrial and Scientific Advisory Board
- Continued attention on data reduction / hierarchical simulation from discretization of equipment to compact models and on correlations
- Specific focus on advanced integrated topography simulation, carrier transport models for nanowire transistors and/or alternative channel materials, interconnect modeling and simulation



## Introduction: Background Pillars - Process (IISB)

E.g: Impact of lithography focus variations on transistor performance



J. Lorenz et al., Proc. 2009 Intl. Symposium on VLSI Technology, Systems and Applications, Hsinchu, Taiwan, 2009, pp. 17-18.



Slide 4 PATMOS Session on European Projects Bremen, September 22, 2016

## Introduction: Background Pillars - Device (GU/GSS)

Device simulation SW for the study of the impact of variations caused by the granularity of matter, esp. RDF, LER, MGG





Left: Simulation of a 45 nm technology transistor in the presence of discrete dopant, line edge roughness and polysilicon gate granularity. Right: Simulation of the same transistor subject to degradation. By chance two holes are trapped in the vicinity of the percolation path. From GU / GSS



## Introduction: Variations to be studied

- Various systematic variations occuring in most process steps
  - Variations in topography steps especially important for 3D devices
- Layout effects example Double Patterning
- Statistical varitions directly affecting transistor behavior: RDF, MGG, LER/LWR
- Interconnect variability: MGG, LER/LWR

Figures: Copper granularity and LER in interconnnects (from GSS)





## **Consortium and Project Data**

- Coordinator: Fraunhofer Institute for Integrated Systems and Device Technology IISB, Erlangen, Germany
- Further project partners
  - SW house: GSS (now a Synopsys company), Glasgow, UK
  - Research institute: CEA/Leti, Grenoble, France
  - Universities: Univ. Glasgow, UK; TU Wien, Austria
- Project period: 01/2016 12/2018
- EC funding: 3,377,527.50 € from Horizon 2020 ICT25 Call "Generic micro- and nano-electronic technologies"
- See www.superaid7.eu











## **SUPERAID7 Project Structure**





Slide 8 PATMOS Session on European Projects Bremen, September 22, 2016

#### **SUPERAID7 Project Structure**





Slide 9 PATMOS Session on European Projects Bremen, September 22, 2016

## Methodology Used

#### Simulation levels and tools used

Extension and closer integration of system from preceding FP7 project SUPERTHEME

- Equipment simulation: Q-VT (Quantemol), CFD-ACE (ESI Group)
- Process simulation:
  - Lithography: Dr.LiTHO (Fraunhofer)
  - Etching/deposition: ANETCH / DEP3D (Fraunhofer); Vienna TS
  - Implantation/annealing: Sentaurus Process (SNPS)
- Device simulation: GARAND (GSS)
- New interconnect simulator by GU/GSS/TU Wien
- Statistical compact model extraction: MYSTIC (GSS)
- (Circuit simulation: RandomSpice (GSS))





#### **Topography Simulation for Advanced 3D Devices Motivation**

- Motivation: Small features/pitches need Double Patterning or EUV Lithography
- Double Patterning introduces additional sources of variability:
  - Pattern effects
  - Difference between first and second incremental lithographay step
- Especially 3D devices affected by details of lithography/deposition/etching steps
  - E.g. resist shape, not only footprint
- ⇒ Advanced integrated topography simulation necessary





SRAM layout and SADP simulation – see SISPAD presentation O14.1



#### Topography Simulation for Advanced 3D Devices Motivation (II)

- SADP depending on details of patterns, lithography, deposition and etching steps:
  - Differences between inner and outer lines
  - Some process variations may affect final feature sizes and/or pitches
  - Effect of some other process variations may be stongly decreased
- Litho-Freeze-Litho-Etch and Litho-Etch-Litho-Etch Double Patterning: Generally difference between features generated in first and second incremental litho step
- See SISPAD 2016 paper by E. Bär,
  A. Burenkov, P. Evanschitzky, J. Lorenz







#### **Topography Simulation for Advanced 3D Devices Background tool from IISB: Dr. LiTHO**

# Dr. *Litho*

- Accurate and efficient imaging algorithms: Dr.Image
- Electromagnetic field solvers: Waveguide (RCWA), TASPAL (FDTD)
- Advanced optimization algorithms: Ginga, PSO, …

#### Usage

- Available under Linux and Windows
- Highly flexible and easy to combine with other software
- Python

Aerial image of the poly layer of an SRAM cell

Rigorous simulation of an EUV-mask

Flexible simulation of different options for double-patterninglithography









## Topography Simulation for Advanced 3D Devices Integration Lithography/Deposition/Etching Simulation

- Close integration between Dr.LiTHO, ANETCH/DEP3D (IISB), and Vienna TS
- Impact of realistic mask shape simulated with Dr.LiTHO for
  - directional etching
  - anisotropic etching
  - simulated with Vienna TS











#### Interconnect Variability Simulation Outline

- Joint work by GSS, GU and TU Vienna, including:
  - Development of a 3-D Laplace-like solver for the evaluation of capacitive and resistive elements in advanced interconnect wiring
  - Use of process variability data
  - Extraction of compact RC circuit models in format compatible for circuit simulation
- $\Rightarrow$  New tool CONNECTCAD







## Interconnect Variability Simulation Example for First Results

- Introducing statistical variability for Nominal Process Corner
- Top line left /right: LER and MGG
- Example: Distribution of a SINGLE-LINE (R\_max) and INTER\_LINE (C\_max) in the system, due to LER





## Some further glimpse on first results

6 related presentations at SISPAD 2016 conference

- O1.3: T. Sadi et al., "One-dimensional Multi-Subband Monte Carlo Simulation of Charge Transport in Si Nanowire Transistors"
- O10.1: L. Wang et al., "TCAD Proven Compact Modelling Re-centering Technology for Early 0.x PDKs"
- O13.2: L. Bourdet et al., "High and low-field contact Resistances in Trigate Devices in a Non-Equilibrium Green's Functions"
- O20.1: Z. Zeng et al., "Carrier scattering by workfunction fluctuations and interface dipoles in high-k/metal gate stacks"
- P4: T. Al-Ameri et al., "Impact of strain on the performance of Si nanowires transistors at the scaling limit: A 3D Monte Carlo / 2D Poisson Schrodinger simulation study"
- P15: Z. Zeng et al., "Size-dependent carrier mobilities in rectangular silicon nanowire devices



#### Conclusions

- Within SUPERAID7 a program system for the simulation of the impact of variations from equipment to circuit level is being developed
- The project especially aims at extended CMOS down to 7 nm and below
- Besides required physical device models core activities deal with integrated topography simulation and with interconnect simulation.



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No. 688101.

