

---

# Variability aware simulations of nano-scale devices

Dr. Vihar Georgiev, University of Glasgow, Glasgow, UK

ESSDERC/ ESSCIRC Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”

September 3, 2018, Dresden, Germany

Slide 1



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"  
September 3, 2018, Dresden



University  
of Glasgow



SUPERAID 7

## Outline

- Introduction
  - Project flow and link between the Work Packages
- Long range, short range and statistical variability
- Time-dependent variability
- Statistical variability example
- Conclusions and outlook

Slide 2



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"  
September 3, 2018, Dresden




University  
of Glasgow



SUPERAID 7

# Introduction – project context



Slide 3



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



University of Glasgow



SUPERAID 7

## Outline

- Introduction
  - Project flow and link between the Work Packages
- **Long range, short range and statistical variability**
- Time-dependent variability
- Statistical variability example
- Conclusions and outlook

Slide 4



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




University of Glasgow



SUPERAID 7

# Saturation in performance and increasing variability drives the CMOS innovations



Slide 5




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



Intel, ISSCC



## Statistical variability




Slide 6



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Variability is one of the major challenges associated with scaling



Variability results in higher parametric yield losses

Slide 7





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




## Variability classification

After K. Takeuchi (NEC)


(a) Wafer-to-wafer



(c) Die Level



(d) Layout Dependent



(b) Wafer Level

Global – Local  
Systematic – Statistical

Wafer to wafer  
Across the wafer  
Across the chip

Slide 8




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





# Variability in 65 nm (L=60 nm, W=140 nm)



T. Hiramoto (Tokyo Univ)


Slide 9



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Variability in 65 nm (L=60 nm, W=140 nm)



T. Hiramoto (Tokyo Univ)


Slide 10



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Sources of statistical variability




Random dopants

Metal gate or Polysilicon Granularity

Line edge roughness


# Variability in 20 nm CMOS



Statistical variability fuels the power crisis



# The SRAM yield depends critically on supply voltage



20nm SRAM butterfly curves as a function of  $V_{DD}$

The butterfly eye is closing rapidly with the reduction of the supply voltage. This keeps the system on chip (SoC) supply voltage high increasing the dynamic power.

Slide 13




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Both transistor and interconnect variability need to be considered

Emulation of Intel 14 nm FinFET CMOS



Semulator3D (Coventor)


Slide 14



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Interconnect variability



Slide 15



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Outline

- Introduction
  - Project flow and link between the Work Packages
- Long range, short range and statistical variability
- **Time-dependent variability**
- Statistical variability example
- Conclusions and outlook

Slide 16



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



University of Glasgow




SUPERAID 7



# Time-dependent variability

- Random Telegraph Noise (RTN)
- Bias Temperature Instability (BTI)
- Trap Assisted Tunneling (TAT)
- Hot carrier injection (HCI)



Slide 17




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## BTI vs HCI

BTI – uniform trap distribution and charge trapping  
 HCI – non-uniform trap distribution and charge trapping



A. Bravaix



Slide 18




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Strong interplay between statistical variability and statistical reliability



Parameter		n-MOS
$L_g$	[nm]	25
EOT	[nm]	0.85
$X_j$	[nm]	15
$N_A$	[E18/cm <sup>3</sup> ]	4.5
$V_{dd}$	[V]	1
$I_{off}$	[nA]	100
$I_{on}$	[μA]	1351
Spacer	[nm]	24



Slide 19



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Outline

- Introduction
  - Project flow and link between the Work Packages
- Long range, short range and statistical variability
- Time-dependent variability
- **Statistical variability examples**
- Conclusions and outlook





Slide 20



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Simulations of junctionless nanowires



Slide 21



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





University of Glasgow



# Simulations of junctionless nanowires

TCAD implementation

Si Nanowire	Parameters
Channel Diameter	8 nm
Channel Doping	1e19, 4e19, 8e19 (donors)
Oxide thickness	16 nm
Gate Length	10, 25, 50, 100, 150 nm
$V_D$	5 mV and 1 V
Channel Length	150 nm



Slide 22




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



University of Glasgow



# Simulations of junctionless nanowires



$I_D$ - $V_G$  characteristics of over 500 JL transistors with random distributed dopants. The last two are identical in the high gate bias region, e.g.,  $V_G > 0$  V, and in agreement with the experimental data.

Simulated 3-D dopant position and current density contours corresponding to JL transistors with (a) the highest and (b) the low OFF-currents. Current density units are A/ $\mu m^2$ .

Slide 23



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




University of Glasgow



SUPERAID 7

# Simulations of junctionless nanowires



Slide 24



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





University of Glasgow




SUPERAID 7



# Simulations of junctionless nanowires



$I_D$ - $V_G$  characteristics at  $V_{DS} = 0.6$  V for the device with a square cross-section and  $L_G = 10$  nm.



$I_D$ - $V_G$  characteristics at  $V_{DS} = 0.6$  V for the device with a square cross-section and  $L_G = 5$  nm.

Slide 25



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




University of Glasgow



SUPERAID 7

# Simulations of junctionless nanowires



Current spectrum in  $\mu\text{A}/\text{eV}$  for the square device with  $L_G = 10$  nm at  $V_{GS} = 0.3$  V and  $V_{DS} = 0.6$  V in ON-state ( $I_D = 13.59\mu\text{A}$ ). The Fermi levels at the source and drain are respectively at 0 and -0.6 eV. The sub-bands are plotted in dashed lines. The solid line is the bulk conduction band in the middle of the device.

Slide 26



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden







University of Glasgow



SUPERAID 7

# Simulations of junctionless nanowires





Slide 27



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Simulations Si-InAs nanowire TFETs



$I_D - V_{GS}$  characteristics of the 150 Si-InAs nanowire TFETs with randomly distributed dopants (gray curves). The statistical mean and median are also plotted. The Si-InAs nanowire TFET with a uniform doping profile is shown as reference. The current is normalized by  $2\pi R$ .


Slide 28



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Simulations Si-InAs nanowire TFETs



Simulated ON-state current-spectra of the Si-InAs nanowire TFETs with (a) one and (b) five dopants. The units are  $\mu\text{A}/\text{eV}$ . The insets show their position in each TFET. The white dashed-lines denote the highest valence and the lowest conduction subbands.


Slide 29




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Simulations Si-InAs nanowire TFETs



Probability density functions of the most important Figures of Merit obtained from the simulation of the ensemble of 150 Si-InAs nanowire TFETs.



Statistical analysis of (a) threshold voltage and (b) subthreshold.

Slide 30





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





# Statistical simulations of a Si nanowire transistor



M2 Pitch	36nm
M1 Pitch	36nm
Gate Pitch	50nm
Fin Pitch	30nm
V <sub>DD</sub>	0.7V
EOT	1.2nm
Leakage	3nA/μA




Slide 31



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Statistical simulations of a Si nanowire transistor<sup>1000 devices</sup>






SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden








# Statistical simulations of a Si nanowire transistor

## $V_T$ – variability



## $I_{ON}$ – variability



Slide 33





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





# Statistical simulations of a Si nanowire transistor

## Global Variability



## Local & Global Variability



Slide 34



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Conclusions and outlook

- Variability is one of the major challenges associated with scaling
- There is global and local variability
  - Local (statistical) variability has significant impact on the current technology
  - Sources of variability: RDD, MGG, GER, NWER
- Variability should be taken into account in design and fabrication process

Slide 35



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"  
September 3, 2018, Dresden



University  
of Glasgow



SUPERAID 7