
3D Devices: Experiment & Simulation

S. BARRAUD, CEA, LETI, Minatec Campus, Grenoble, FRANCE

ESSDERC/ ESSCIRC Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”

September 3, 2018, Dresden, Germany

Slide 1



SUPERAID7 Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”
September 3, 2018, Dresden



SUPERAID 7

Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook

Slide 2



SUPERAID7 Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”
September 3, 2018, Dresden




SUPERAID 7

Context of this work

Two main MOSFET architectures for advanced CMOS

Scalability ?



Slide 3



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



Context of this work

Recent press release

May | 2017

Samsung set to lead the future of foundry with comprehensive process roadmap down to 4nm
 4LPP (4nm Low Power Plus): 4LPP will be the first implementation of **next generation device** architecture – MBCFET™ structure (Multi Bridge Channel FET). MBCFET™ is Samsung's unique GAAFET (**Gate All Around FET**) technology that uses a **Nanosheet device** to overcome the physical scaling and performance limitations of the FinFET architecture.

<https://news.samsung.com/global/samsung-set-to-lead-the-future-of-foundry-with-comprehensive-process-roadmap-down-to-4nm>

June | 2017

IBM claims 5nm Nanosheet breakthrough

IBM researchers and their partners have developed a new transistor architecture based on **Stacked Silicon Nanosheets** that they believe will make FinFETs obsolete at the 5nm node

http://www.eetimes.com/document.asp?doc_id=1331850&

GAA MOSFET devices are becoming an industrial reality


Slide 4




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



Motivation



- Wire FETs can be view as an evolutionary step from the FinFET
- Wire FETs share many of the same process steps as the FinFET
- GAA FETs provides a better electrostatics than FinFET



[1] S. Natarajan et al., IEDM, 2014.
 [2] H. Mertens et al., VLSI Technology, 2016.
 [3] C. Dupré et al., IEDM, 2008.

Slide 5



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



Introduction – Goals and Strategy

Main Objective of SUPERAID7

Simulation of the impact of systematic and statistical process variations on devices, interconnects and circuits down to the 5nm node

WP1
Project
managment

WP2: Specifications and benchmarks

Define specifications for two generations of devices (7nm Trigate and 5nm GAA Stacked-Wires FETs) – process-flow/morphological data/electrical data...

- to provide input data for the calibration/validation of simulation tools
- to give a feedback to other WP after the comparison between simulation and experiment

WP3: Variation-aware equipment and process simulation

WP4: Variation-aware device and interconnect simulation

WP5: Software integration and compact models

Dissemination (WP6) and exploitation (WP7)

Slide 6



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook

Slide 7




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Performance and Design Consideration



Slide 8




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden




SUPERAID 7

Effective width of FinFET



$$I_{DS} = \mu \times C_{ox} \times \frac{W_{eff}}{L_G} \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right]$$



Slide 9




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




S. Barraud et al., IEDM 2017



FinFET versus GAA Nanowires



$$I_{DS} = \mu \times C_{ox} \times \frac{W_{eff}}{L_G} \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right]$$



Slide 10



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





S. Barraud et al., IEDM 2017



GAA Nanowires versus GAA Nanosheets

$$I_{DS} = \mu \times C_{ox} \times \frac{W_{eff}}{L_G} \left[(V_{GS} - V_{th})V_{DS} - \frac{V_{DS}^2}{2} \right]$$




Slide 11



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



Tradeoff between SCE and W_{eff}



GAA stacked-nanosheets maximize W_{eff} (i.e. drive current) per layout footprint with improved channel electrostatics.

Slide 12




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



S. Barraud et al., IEDM 2017



Power/Performance Optimization



Slide 13




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Parasitic capacitances and delay

A delay reduction of around 20% is expected for $W_{NS} \sim 30\text{nm}$



$$\tau = \frac{C_{eq} \cdot V_{dd}}{N_{stack} \cdot I_{eff}}$$

$$C_{eq} \approx (M + 2 \cdot FO) \cdot C_{gdo} + \frac{3}{4} \cdot \frac{\epsilon_{SiO_2} \cdot L_g \cdot W_{eff}}{t_{inv}} \cdot FO + \frac{C_{back-end}}{2}$$

τ : Delay

I_{eff} : Effective drive current

$$I_{eff} = (I_H + I_L) / 2$$

$$I_H = I_{DS}(V_{GS} = V_{DD}, V_{DS} = V_{DD}/2)$$

$$I_L = I_{DS}(V_{GS} = V_{DD}/2, V_{DS} = V_{DD})$$

Supply voltage $V_{DD} = 0.7\text{V}$

FO=3


$L_G = 16\text{nm}$

Spacer size: 4.2nm

EOT=0.67nm

$C_{back-end} = 2\text{fF}$

M=2: Miller effect in inverter



Slide 14



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

What have we learned?

- GAA NS structures could be used to maximize the effective width which will improve the drive current without increasing power density (lower DIBL than in short-channel FinFET devices).
- A delay reduction of around 20% is expected for $W_{NS} \sim 30\text{nm}$
- Nanosheet transistors offer more freedom to designers for the power-performance optimization thanks to a fine tuning of the device width

Slide 15



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook

Slide 16



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden




SUPERAID 7

Process Flow of GAA Stacked Wires FETs

RMG process
Self-Aligned Contacts (SAC)
SIT Fin patterning (FP=40nm)

- (a) SOI substrate
- (a) SiGe/Si epitaxy
- (b) Fin patterning (SIT process)
- Dummy gate deposition / CMP
- Dummy gate patterning
- (c,d,e) Inner/Outer spacer formation
- (f) In-situ doped (Si:P) source/drain
- (f) ILD deposition / CMP
- (g) Dummy gate removal
- Release of Si NW (SiGe etching)
- (h) Gate dielectric (HfO₂ 2nm)
- (h) TiN deposition
- Fill metal (W) deposition / CMP
- Self-aligned contact (SAC) + M1 BEOL

* Blue module: specific technical requirements for stacked wires FETs (as compared to FinFET devices)



Slide 17




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
 September 3, 2018, Dresden



Device Fabrication – (Si/SiGe) multilayer

Vertically Stacked GAA Si Nanosheet FET

- SOI substrate
- SiGe/Si epitaxy
- Fin patterning (SIT process)
- Dummy gate deposition / CMP
- Dummy gate patterning
- Inner/Outer spacer formation
- In-situ doped (Si:P) source/drain
- ILD deposition / CMP
- Dummy gate removal
- Release of Si NW (SiGe etching)
- Gate dielectric (HfO₂ 2nm)
- TiN deposition
- Fill metal (W) deposition / CMP
- Self-aligned contact (SAC) + M1 BEOL



Epitaxial growth of (Si_{0.7}Ge_{0.3}/Si) multilayers

S. Barraud et al., IEDM 2016


Slide 18



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
 September 3, 2018, Dresden



Device Fabrication – Fin patterning



TEM images after etching of **(Si/SiGe) fins**. Two types of fins patterning were used: **(Left) single-Fin process** and **(Right) dense arrays of fins with a SIT process**. Our SIT-based patterning technique yields **40 nm-pitch fins which are 60 nm high and 20 nm wide** for both Si and SiGe channels

Slide 19




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Device Fabrication – Outer/Inner Spacer

Vertically Stacked GAA Si Nanosheet FET



Slide 20




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Device Fabrication – RMG module



Slide 21




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden




SUPERAID 7

Vertically Stacked-Wires FETs

NW/NS Cross-section




Along source-drain direction



Short- L_G (20nm)

Long- L_G (>300nm)



Slide 22




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



S. Barraud et al., IEDM 2016

SUPERAID 7

Simulation of Device Fabrication (WP3)



- SOI substrate
- SiGe/Si epitaxy
- Fin patterning (SIT process)
- Dummy gate deposition / CMP
- Dummy gate patterning
- Inner/Outer spacer formation
- In-situ doped (Si:P) source/drain
- ILD deposition / CMP
- Dummy gate removal
- Release of Si NW (SiGe etching)
- Gate dielectric (HfO₂ 2nm)
- TiN deposition
- Fill metal (W) deposition / CMP
- Self-aligned contact (SAC) + M1 BEOL

- LETI data (SEM, TEM, strain mapping, ...) provided for the calibration/validation of process simulation
- Identification of relevant process parameter for variability
- Influence of process parameters on electrical performance of 3D devices

Fraunhofer IISB
TU Wien
Synopsys

Slide 23




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



Strain Characterization


1. Superlattice (SiGe/Si)
2. Fin Patterning
3. Dummy Gate Deposition & RIE
4. Spacer Deposition and RIE
5. Inner spacer formation
6. Source/Drain Epitaxy
7. ILD & CMP
8. Dummy Gate Removal
9. Formation of Suspended NW (release of NW)
10. Gate Stack Formation
11. Contact/BEOL



Strain engineering is another key factor for stacked-wires FETs.

Strain maps were obtained by TEM using Precession Electron Diffraction technique*

Is initial strain (substrate-induced strain) can be used to boost performances?



* M.P. Vigouroux et al., APL 105, 191906 (2014)
* D. Cooper et al., Nano Lett. 15, 5289 (2015)

Slide 24




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden




Strain Characterization

Deformation maps acquired by PED after **Si Source/Drain**



The silicon channels as well as the source and drain are unstrained
 → A deformation close to 0% is observed

Deformation maps acquired by PED after **SiGe Source/Drain**



Optimized engineering of process-induced stress techniques can be efficient in 3D stacked-NWs devices

S. Barraud et al., IEDM 2016

Slide 25



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
 September 3, 2018, Dresden



What have we learned?

- Horizontal GAA NW and NS also have the advantage of being fabricated with minimal deviation from FinFET (FF) devices in contrast to vertical NWs which require more disruptive technological changes.
- The benefits of epitaxially regrown SiGe:B S/D junctions was evidenced, with a significant compressive strain (~1%) injected in top and bottom Si *p*-channels → need to be extrapolated at 5nm design rules.
- Process Simulation well reproduces morphological characterization → relevant process parameter can now be used for variability studies.

Slide 26



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
 September 3, 2018, Dresden



Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook

Slide 27





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Electrical Characterization



The CV curves, obtained from a multi-fingers gate and an array (#120) of stacked wires

Slide 28




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Electrical Characterization



DIBL is constant above $W=60\text{nm}$

Slide 29




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




SUPERAID 7

Electrical Characterization



No increase of SS_{sat} up to 40nm

→ High W_{eff} can be used with a good electrostatics control



Slide 30




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



SUPERAID 7

Electrical Characterization



Slide 31



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Conclusions and Outlook

- ❑ Fabrication of vertically stacked Nanosheet MOSFETs (RMG process) are now demonstrated (inner spacers, SiGe:B S/D, 44/48nm CPP - IBM).
- ❑ Horizontal GAA Nanosheet also have the advantage of being fabricated with minimal deviation from FinFET (FF) devices in contrast to vertical NWs which require more disruptive technological changes.
- ❑ Strain characterization at different steps of fabrication (PED)
Efficiency of process-induced strain (SiGe S/D) → significant compressive strain (~0.5 to 1%) in top and bottom Si p-channels.
- ❑ Design flexibility: Nanosheet transistors offer more freedom to designers for the power-performance optimization thanks to a fine tuning of the device width.
- ❑ Morphological/Electrical data provided to partners for the calibration & the validation of advanced simulation tools.

Slide 32



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7

Thank you!

Slide 33

DRESDEN 2018
ESSDERC
ESSCIRC



SUPERAID7 Workshop "Process
Variations from Equipment Effects to
Circuit and Design Impacts"
September 3, 2018, Dresden



SUPERAID 7