3D Devices: Experiment & Simulation

S. BARRAUD, CEA, LETI, Minatec Campus, Grenoble, FRANCE

ESSDERC/ ESSCIRC Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"

September 3, 2018, Dresden, Germany



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook









Context of this work

Recent press release

May | 2017

Samsung set to lead the future of foundry with comprehensive process roadmap down to 4nm 4LPP (4nm Low Power Plus): 4LPP will be the first implementation of next generation device architecture – MBCFET[™] structure (Multi Bridge Channel FET). MBCFET[™] is Samsung's unique GAAFET (Gate All Around FET) technology that uses a Nanosheet device to overcome the physical scaling and performance limitations of the FinFET architecture.

https://news.samsung.com/global/samsung-set-to-lead-the-future-of-foundry-withcomprehensive-process-roadmap-down-to-4nm

June | 2017

IBM claims 5nm Nanosheet breakthough

IBM researchers and their partners have developed a new transistor architecture based **on Stacked Silicon Nanosheets** that they believe will make FinFETs obsolete at the 5nm node *http://www.eetimes.com/document.asp?doc_id=1331850&*

GAA MOSFET devices are becoming an industrial reality









Motivation



Introduction – Goals and Strategy

Main Objective of SUPERAID7 Simulation of the impact of systematic and statistical process variations on devices, interconnects and circuits down to the 5nm node WP2: Specifications and benchmarks WP1 Define specifications for two generations of devices (7nm Trigate and 5nm Project GAA Stacked-Wires FETs) – process-flow/morphological data/electrical data... managment → to provide input data for the calibration/validation of simulation tools → to give a feedback to other WP after the comparison between simulation and experiment WP3: Variation-WP4: Variationaware equipment aware device and and process interconnect simulation simulation WP5: Software integration and compact models Dissemination (WP6) and exploitation (WP7)





Outline

Introduction and Motivation

Performance and Design Consideration

- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Performance and Design Consideration



Effective width of FinFET



FinFET versus GAA Nanowires



GAA Nanowires versus GAA Nanosheets



Tradeoff between SCE and W_{eff}



GAA stacked-nanosheets maximize W_{eff} (*i.e.* drive current) per layout footprint with improved channel electrostatics.

Slide 12

SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



S. Barraud et al., IEDM 2017



Power/Performance Optimization



Parasitic capacitances and delay

A delay reduction of around 20% is expected for W_{NS} ~30nm





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



SUPERAID 7

What have we learned?

- GAA NS structures could be used to maximize the effective width which will improve the drive current without increasing power density (lower DIBL than in short-channel FinFET devices).
- A delay reduction of around 20% is expected for W_{NS}~30nm
- Nanosheet transistors offer more freedom to designers for the power-performance optimization thanks to a fine tuning of the device width



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Outline

- Introduction and Motivation
- Performance and Design Consideration
- 3D Process Integration for Stacked-Wires FETs
- Electrical Characterization
- Conclusions and Outlook







Process Flow of GAA Stacked Wires FETs



Device Fabrication – (Si/SiGe) multilayer

Vertically Stacked GAA Si Nanosheet FET



S. Barraud et al., IEDM 2016 Slide 18



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

Epitaxial growth of $(Si_{0.7}Ge_{0.3}/Si)$ multilayers

let

ceatech



Device Fabrication – Fin patterning



TEM images after etching of (Si/SiGe) fins. Two types of fins patterning were used: (Left) single-Fin process and (Right) dense arrays of fins with a SIT process. Our SIT-based patterning technique yields 40 nm-pitch fins which are 60 nm high and 20 nm wide for both Si and SiGe channels

Slide 19



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Device Fabrication – Outer/Inner Spacer

Vertically Stacked GAA Si Nanosheet FET



Slide 20







Device Fabrication – RMG module



Vertically Stacked-Wires FETs



Along source-drain direction

DERC



ceatech

Simulation of Device Fabrication (WP3)





• LETI data (SEM, TEM, strain mapping, ...) provided for the calibration/validation of process simulation

 Identification of relevant process parameter for variability
Influence of process parameters on electrical performance of 3D devices

Slide 23



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Strain Characterization



Is initial strain (substrate-induced strain) can be used to boost performances?



Strain engineering is another key factor for stacked-wires FETs.

Strain maps were obtained by TEM using Precession Electron Diffraction technique*



Slide 24



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



* M.P. Vigouroux et *al.*, APL **105**, 191906 (2014) * D. Cooper et *al.*, Nano Lett. **15**, 5289 (2015)



Strain Characterization

Deformation maps acquired by PED after Si Source/Drain



The silicon channels as well as the source and drain are unstrained \rightarrow A deformation close to 0% is observed

Deformation maps acquired by PED after SiGe Source/Drain



Circuit and Design Impacts September 3, 2018, Dresden **Optimized engineering** of process-induced stress techniques can be efficient in 3D stacked-NWs devices

SUPERAID 7

What have we learned?

.et

- Horizontal GAA NW and NS also have the advantage of being fabricated with minimal deviation from FinFET (FF) devices in contrast to vertical NWs which require more disruptive technological changes.
- The benefits of epitaxially regrown SiGe: B S/D junctions was evidenced, with a significant compressive strain (~1%) injected in top and bottom Si p-channels \rightarrow need to be extrapolated at 5nm design rules.

Process Simulation well reproduces morphological characterization \rightarrow relevant process parameter can now be used for variability studies.



SSDERC





Outline

Introduction and Motivation

Performance and Design Consideration

3D Process Integration for Stacked-Wires FETs

Electrical Characterization

Conclusions and Outlook



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Electrical Characterization





The CV curves, obtained from a multi-fingers gate and an array (#120) of stacked wires







Electrical Characterization



Electrical Characterization



Conclusions and Outlook

- Fabrication of vertically stacked Nanosheet MOSFETs (RMG process) are now demonstrated (inner spacers, SiGe:B S/D, 44/48nm CPP - IBM).
- Horizontal GAA Nanosheet also have the advantage of being fabricated with minimal deviation from FinFET (FF) devices in contrast to vertical NWs which require more disruptive technological changes.
- ❑ Strain characterization at different steps of fabrication (PED) Efficiency of process-induced strain (SiGe S/D) → significant compressive strain (~0.5 to 1%) in top and bottom Si *p*-channels.
- Design flexibility: Nanosheet transistors offer more freedom to designers for the power-performance optimization thanks to a fine tuning of the device width.
- Morphological/Electrical data provided to partners for the calibration & the validation of advanced simulation tools.







Thank you!







