Simulation Tools for DTCO of Advanced Technology Nodes

Campbell Millar, Synopsys, Glasgow, UK

ESSDERC/ ESSCIRC Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"

September 3, 2018, Dresden, Germany



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Outline

- Introduction
 - Project Context and Goals
- DTCO and Technology
- Tools and Software for DTCO
- Example FinFET PPY Analysis
- Conclusions and Outlook








Introduction – Project Context

- Synopsys/GSS contributions are utilizing inputs from many WPs and partners.
- Tools and methodologies developed as part of WP3 and 4
- Extensive R&D into toolchain and data integration carried out in WP5
- Inputs and integration with tools and flows from WP3





WP1:

Project

Management



Specifications

WP3: Variation-

aware equipment

and process

simulation



WP2

Specifications and benchmarks

WP5: Software integration and compact models

Software components from WP3 / WP4 / WP5

Dissemination (WP6) and Exploitation (WP7)

Evaluation feedback

WP4: Variation-

aware device and

interconnect

simulation

Introduction: The DTCO Concept


- What is Design Technology Co-Optimisation (DTCO) ?
 - A holistic approach to the development of technology and design in order to deliver an optimal product.
- DTCO is utilised in Foundries but it based on Silicon which limits turnaround and number of possible options
- Simulation based DTCO provides an efficient and rapid methodology for the estimation of PPA (Y)
 - Architecture choices
 - Process options
 - Performance booster assessment
 - Design rule optimisation
 - Assessment of the impact of process choices on PPA(Y)








Introduction: The DTCO Concept



Major Technology Issues Addressed by DTCO

Technology Issue Trend




For planar MOSFET, DTCO was mainly about transistor tuning










Major Technology Issues Addressed by DTCO




- The potential transition to nano-wires or nano-slabs brings back the focus on transistor
- PEX issues are only getting worse with scaling: C and R










DTCO tool flows address all of these issues simultaneously!



SYNUPSys Silicon to Software



Example : Pre-Wafer DTCO Flow









Superaid7: DTCO Tool Flows


- DTCO tool flows are complex and non-linear
 - Requires interaction between expert users with domain specific knowledge
 - Require efficient information interchange
 - Need highly integrated and robust tools (WP4)
- Addressed in Superaid7 via
 - Development of integrated DCTO workflows in WP5
 - Toolchain integration via Enigma, SWB and Data management
 - Advanced spice modelling methodologies
 - Capturing process and statistical variability
 - Significant automation
 - Device simulator autocalibration
 - RC extraction







Example : Pre-Wafer DTCO Flow









FinFET DTCO Example

Aims

- Provide a SPICE model with variability capabilities
- TCAD as the primary (only) calibration data provider
- Enable users to perform
 - Quick PPA analysis
 - Process optimisation
 - Process corner analysis




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





Base model extraction - Mystic

Automated spice model extraction methodologies and software. (WP4)










Base model extraction - Mystic

- Script based Mystic extraction.
- Targeting robustness and re-usability.
- Linked to TCAD
 - Sprocess and Sdevice via SWB and Enigma
 - 14nm FinFET example:
 - 86 TCAD splits and 5 process variations modelled.
 - Single extraction strategy.

Parameter	Nominal	Range	Comment
L	25	+/- 2nm	Gate length variation
н	40	+/-2nm	Gate height
W	8	+/-2nm	Fin thickness
A_fin	88	+/-1	Fin angle factor
T_spacer	8	+/-2nm	Spacer thickness

nMOS fitting across the DoE:





SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden






Process variation modelling

- TCAD to SPICE approach w/RandomSpice allows users to generate a responsesurface model to handle arbitrary process variations
 - Spice modelling methodology developed as part of WP5


September 3, 2018, Dresden



Silicon to Software


Process variation modelling

• Allows users to evaluate circuit behaviour across a wide range of process splits (as well as interpolating between TCAD simulation points



Process corners

- Introduce Monte-Carlo process variation via RSM SPICE model.
 Apply distributions to DoE axes
- Extract process corners based on expected variations.










Local variation (LV) modelling

 Local variation simulations are performed across the DoE and added to the RSM using Garand (WP4)



Because LV data is underpinned by physical TCAD simulation we capture LV changes across the PV space.



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





RO Response Analysis

89.0 -								
88.0 -	afin	Cor=0.0	Cor=0.0	Cor=0.0	Cor=0.0	Cor=0.22	Cor=0.23	Cor=0.04
87.0 - 4.20000000000005e - 08 -								
4.00000000000001e - 08 -	· · · · ·	hfin	Cor=0.0	Cor=0.0	Cor=0.0	Cor=0.02	Cor=0.12	Cor=0.08
3.8e - 08 -	• • • •							
2.6e - 08 → 2.4000000000003e - 08 →	· · · · ·		I	Cor=0.0	Cor=0.0	Cor=0.22	Cor=0.14	Cor=0.38
1e-08 -	• • • •	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;						
8e - 09 -	· · · · ·		· · · · · ·	tspacer	Cor=0.0	Cor=0.32	Cor=0.35	Cor=0.02
6.000000000000000000000000000000000000	* * * *		* * * * *					
8e - 09 -	· · · · ·		· · · · · ·		wfin	Cor=0.88	Cor=0.88	Cor=0.83
6.00000000000001e - 09	::::							
8000000000.0 - 6000000000.0 -						freq	Cor=0.99	Cor=0.82
ĥ		itti						
-3.999999999999999996e - 05 - -4.9999999999999996e - 05 - -5.999999999999999995e - 05 -					'''		pwr	Cor=0.81
0.0 -5.0000000000001e - 07 - -1.000000000000002e - 06 -					` ' '			leakage
- a 28	0.88	3.86 - 06 - 06 - 06 - 06 - 06 - 06 - 06 -	1 1	6. a000000001e - 00 Be - 09 Le - 06	- 00 - 00 - 00 - 00 - 00 - 00 - 00 - 0	60000000000000000000000000000000000000		- 00000000000000000 - 06
		4.2000	2.400L	6.9	00.4		009-	-5.000

	Frequency	Power	Leakage
Afin	Small	Small	None
Hfin	None	None	None
Lg	Small	None	Medium
Tspacer	Medium	Medium	None
Wfin	High	High	High

Wfin dominates impact on RO response










RO Monte-Carlo response – Nfin =1

Individual and combined variability simulation results for nominal design point.







SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





RO Corner analysis

From GV: FF to SS

SS corner spread:

As previously seen, the


corner spread:

~ 1.6GHz

~ 1.6GHz



Analysis run at Nfin=2





the RO response





Conclusions and Outlook

- Technology scaling is presenting increasing challenges
 - The relative impact of various factors is changing rapidly
 - DTCO is helping to address these challenges
- DTCO flows are, by nature, complex and require tightly integrated working practices and toolchains that support this.
- Developments during Superaid7 are helping to make true DTCO a reality
 - Project outputs are already part of commercialized software and flows





