

---

# Simulation Tools for DTCO of Advanced Technology Nodes

Campbell Millar, Synopsys, Glasgow, UK

ESSDERC/ ESSCIRC Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”

September 3, 2018, Dresden, Germany

Slide 1



SUPERAID7 Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”  
September 3, 2018, Dresden

**SYNOPSYS**<sup>®</sup>  
*Silicon to Software*<sup>™</sup>

SUPERAID **7**

## Outline

- Introduction
  - Project Context and Goals
- DTCO and Technology
- Tools and Software for DTCO
- Example FinFET PPY Analysis
- Conclusions and Outlook

Slide 2




SUPERAID7 Workshop “Process Variations from Equipment Effects to Circuit and Design Impacts”  
September 3, 2018, Dresden

**SYNOPSYS**<sup>®</sup>  
*Silicon to Software*<sup>™</sup>

SUPERAID **7**

# Introduction – Project Context

- Synopsys/GSS contributions are utilizing inputs from many WPs and partners.
- Tools and methodologies developed as part of WP3 and 4
- Extensive R&D into toolchain and data integration carried out in WP5
- Inputs and integration with tools and flows from WP3



Slide 3



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software™

SUPERAID 7

## Introduction: The DTCO Concept

- What is Design Technology Co-Optimisation (DTCO) ?
  - A holistic approach to the development of technology and design in order to deliver an optimal product.
- DTCO is utilised in Foundries but it based on Silicon which limits turnaround and number of possible options
- Simulation based DTCO provides an efficient and rapid methodology for the estimation of PPA (Y)
  - Architecture choices
  - Process options
  - Performance booster assessment
  - Design rule optimisation
  - Assessment of the impact of process choices on PPA(Y)

Slide 4




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software™

SUPERAID 7

# Introduction: The DTCO Concept




Slide 5



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Major Technology Issues Addressed by DTCO



- For planar MOSFET, DTCO was mainly about transistor tuning


Slide 6



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Major Technology Issues Addressed by DTCO



- For FinFETs, transistors became less of an issue
- MOL capacitance became a critical issue instead
- At 7nm, MOL resistance emerged as a critical issue and it keeps getting worse with scaling

Slide 7




SUPER AID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software™

SUPER AID 7

# Major Technology Issues Addressed by DTCO



- The potential transition to nano-wires or nano-slabs brings back the focus on transistor
- PEX issues are only getting worse with scaling: C and R

Slide 8




SUPER AID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software™

SUPER AID 7

# Major Technology Issues Addressed by DTCO



- The potential transition to nano-wires or nano-slabs brings back the focus on transistors
- PEX issues are only getting worse with scaling: C and R
- **DTCO tool flows address all of these issues simultaneously!**


Slide 9



SUPERGRID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Example : Pre-Wafer DTCO Flow



Slide 10



SUPERGRID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Superaid7: DTCO Tool Flows

- DTCO tool flows are complex and non-linear
  - Requires interaction between expert users with domain specific knowledge
  - Require efficient information interchange
  - Need highly integrated and robust tools (WP4)
- Addressed in Superaid7 via
  - Development of integrated DTCO workflows in WP5
    - Toolchain integration via Enigma, SWB and Data management
  - Advanced spice modelling methodologies
    - Capturing process and statistical variability
  - Significant automation
    - Device simulator autocalibration
    - RC extraction


Slide 11



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Example : Pre-Wafer DTCO Flow



Slide 12



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# FinFET DTCO Example

## Aims

- Provide a SPICE model with variability capabilities
- TCAD as the primary (only) calibration data provider
- Enable users to perform
  - Quick PPA analysis
  - Process optimisation
  - Process corner analysis

Slide 13




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



## Base model extraction - Mystic

Automated spice model extraction methodologies and software. (WP4)



Slide 14



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




# Base model extraction - Mystic

- Script based Mystic extraction.
- Targeting robustness and re-usability.
- Linked to TCAD
  - Sprocess and Sdevice via SWB and Enigma
- 14nm FinFET example:
  - **86 TCAD splits** and **5 process variations** modelled.
  - Single extraction strategy.

Parameter	Nominal	Range	Comment
L	25	+/- 2nm	Gate length variation
H	40	+/-2nm	Gate height
W	8	+/-2nm	Fin thickness
A_fin	88	+/-1	Fin angle factor
T_spacer	8	+/-2nm	Spacer thickness

nMOS fitting across the DoE:



Slide 15




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




# Process variation modelling


- TCAD to SPICE approach w/RandomSpice allows users to generate a response-surface model to handle arbitrary process variations
  - Spice modelling methodology developed as part of WP5



TCAD simulation points: 5 axis optimal grid = 43 TCAD simulations



SPICE model simulation points 5 axis full grid = 5^5 = 3125 SPICE simulations



Slide 16




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden





# Process variation modelling

- Allows users to evaluate circuit behaviour across a wide range of process splits (as well as interpolating between TCAD simulation points)



Slide 17




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software®

**SUPERAID 7**

# Process corners

- Introduce Monte-Carlo process variation via RSM SPICE model.
  - Apply distributions to DoE axes
- Extract process corners based on expected variations.



Slide 18




SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden

**SYNOPSYS**  
Silicon to Software®

**SUPERAID 7**

# Local variation (LV) modelling

- Local variation simulations are performed across the DoE and added to the RSM using Garand (WP4)



Because LV data is underpinned by physical TCAD simulation we capture LV changes across the PV space.


Slide 19



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# RO Response Analysis



RO_Sweep	Vdd_nom	vti
[n17]: --	[n12]: 0.8	[n13]: 1e-7

	Frequency	Power	Leakage
Afin	Small	Small	None
Hfin	None	None	None
Lg	Small	None	Medium
Tspacer	Medium	Medium	None
Wfin	High	High	High

*Wfin dominates impact on RO response*

Slide 20



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




# RO Monte-Carlo response – Nfin =1

Individual and combined variability simulation results for nominal design point.

ESSENTIALS			
RO_MC_Simulation			
dev_pair_ensemble	per_simulation	variability	
p14: --	p15: 10000	p23: 10	p16: gv p24: gvlv p25: lv

Analysis with Nfin=1



Slide 21



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden




# RO Corner analysis

From GV: FF to SS corner spread: ~ 1.6GHz

From GV+LV: FF to SS corner spread: ~ 1.6GHz

As previously seen, the global variation dominates the RO response



Analysis run at Nfin=2

Slide 22



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts" September 3, 2018, Dresden



# Conclusions and Outlook

- Technology scaling is presenting increasing challenges
  - The relative impact of various factors is changing rapidly
  - DTCO is helping to address these challenges
- DTCO flows are, by nature, complex and require tightly integrated working practices and toolchains that support this.
- Developments during Superaid7 are helping to make true DTCO a reality
  - Project outputs are already part of commercialized software and flows

Slide 23



SUPERAID7 Workshop "Process Variations from Equipment Effects to Circuit and Design Impacts"  
September 3, 2018, Dresden

